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(57) ABSTRACT 
An apparatus for and method of eliminating single event 
upsets (or SEU) in combinational logic are used to prevent 
error propagation as a result of cosmic particle strikes to the 
combinational logic. The apparatus preferably includes a 
combinational logic block electrically coupled to a delay 
element, a latch and an output buffer. In operation, a signal 
from the combinational logic is electrically coupled to a first 
input of the latch. In addition, the signal is routed through 
the delay element to produce a delayed signal. The delayed 
signal is routed to a second input of the latch. The latch used 
in the apparatus for preventing SEU preferably includes 
latch outputs and a feature that the latch outputs will not 
change state unless both latch inputs are correct. For 
example, the latch outputs may not change state unless both 
latch inputs have the same logical state. When a cosmic 
particle strikes the combinational logic, a transient distur- 
bance with a predetermined length may appear in the signal. 
However, a function of the delay element is to preferably 
provide a time delay greater than the length of the transient 
disturbance. Therefore, the transient disturbance will not 
reach both latch inputs simultaneously. As a result, the latch 
outputs will not permanently change state in error due to the 
transient disturbance. In addition, the output buffer prefer- 
ably combines the latch outputs in such a way that the 
correct state is preserved at all times. Thus, combinational 
logic with protection from SEU is provided. 
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APPARATUS FOR AND METHOD OF 
ELIMINATING SINGLE EVENT UPSETS IN 
COMBINATIONAL LOGIC 
GOVERNMENT LICENSE RIGHTS 
The U.S. Government has a paid-up license in this inven- 
tion and the right in limited circumstances to require the 
patent owner to license to others on reasonable terms as 
provided for by the terms of Federal Grant No. NAG5-3568 
awarded by NASA. 
FIELD OF THE INVENTION 
The present invention relates to the field of single event 
upset elimination within combinational logic. More 
specifically, this invention relates to circuits that use a delay 
element, a latch and an output buffer to prevent error 
propagation caused by cosmic ray strikes to combinational 
logic. Furthermore, the present invention relates to the field 
of designing circuits that are physically smaller and con- 
sume less power than circuits using conventional methods to 
provide single event upset immunity. 
BACKGROUND OF THE INVENTION 
Cosmic rays, also known as radiation, cosmic particles, 
ionized particles or alpha particles, are actually electrons, 
protons, heavy ions or atomic nuclei that travel through 
space with very high energy. Cosmic rays can penetrate the 
metal skin of a spacecraft and pass through electronic 
devices inside the spacecraft. When a cosmic particle pen- 
etrates an electronic circuit element, a small amount of 
electric charge may be deposited in the circuit element. In 
many integrated circuits, charge represents a logic state. If a 
radiation hit occurs within an integrated circuit, this depos- 
ited charge can change the logic state of the integrated 
circuit at the location where the radiation hit occurred. This 
phenomenon has been known to cause errors in electronic 
memories of equipment such as artificial satellites. 
The occurrence of an error within electronic circuitry as 
a result of a cosmic particle strike is called a single event 
upset or SEU. An SEU can occur in an integrated circuit 
when radiation hits a susceptible point in the integrated 
circuit. Many integrated circuits include latches and flip flop 
elements. A cosmic ray strike to a latch or flip flop can result 
in the deposit of a transient charge in the latch or flip flop and 
cause the latch or flip flop to change state. The state of the 
latch or flip flop is used as a form of stored information. 
When a transient phenomenon causes a latch or a flip flop to 
change state, the result can be an error in the stored 
information. Depending upon the circuit, it is possible that 
the error is not corrected. Although only a temporary dis- 
turbance occurs at the location of the cosmic particle strike, 
the error can be made permanent through feedback. In 
addition, trends within integrated circuits to require increas- 
ingly smaller features, have produced smaller latches and 
flip flops. As a result, the relative size and effect of cosmic 
particles are increased with respect to smaller latches and 
flip flop elements. Therefore, latches and flip flop elements 
are more vulnerable to cosmic particle hits due to the smaller 
circuit geometries of present day integrated circuits. As a 
result, SEU is easily observed in latches, flip flops and 
integrated circuits. 
It has been determined that an SEU can also occur when 
a cosmic ray strikes a combinational logic block. Combina- 
tional logic is a term used to describe logic circuits that are 
used to create a data bit, or result, that will be stored in a 
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latch or a flip flop. The process of storing data in a latch or 
a flip flop is controlled by a clock signal. Proper functioning 
of any conventional latch or flip flop requires an input signal 
that remains stable and in a correct state for a certain period 
of time before and after a critical transition period, or edge 
of the clock signal. If a voltage disturbance caused by a 
cosmic particle strike to the combinational logic, also called 
a Single Event Transient, propagates to the input signal of 
the latch or flip flop during the critical transition period, then 
the latch or flip flop will store an incorrect data value and an 
SEU will occur. 
Performance trends in the development of integrated 
circuits have lead to circuits with increasingly faster clock 
frequencies. Over a given time period, an increased clock 
frequency results in an increased number of critical transi- 
tion periods. The increased number of critical transition 
periods per unit time provides increased opportunities for a 
cosmic ray induced voltage disturbance to cause a Single 
Event Upset by arriving at the latch or flip flop input during 
the edge of the clock signal. As a result of more frequent 
critical transition periods, modern high speed integrated 
circuits have an increased risk of SEU due to the increased 
likelihood that a Single Event Transient will arrive at the 
latch or flip flop during the critical transition period sur- 
rounding the clock edge. 
FIG. 1 illustrates an example of a prior art logic circuit 10, 
including a combinational logic block 110 and a latch 13. 
The combinational logic block 110 produces a data signal 12 
representing some binary data value, either a logic ‘0’ or a 
logic ‘1.’ The logic value of the data signal 12 is provided 
to a latch data input terminal D for storage in the latch 13. 
The prior art logic circuit 10 uses a clock signal 132 and an 
inverted clock signal 134, where the inverted clock signal 
134 is the logical complement of the clock signal 132. In 
addition, the clock signal 132 and the inverted clock signal 
134 change state, or assert and dessert, simultaneously. For 
example, the clock signals are asserted when the clock signal 
132 rises from a logical ‘0’ to a logical ‘1’ and the inverted 
clock signal 134 falls from a logical ‘1’ to a logical ‘0’. In 
operation, when the clock signal 132 and the inverted clock 
signal 134 are asserted the binary value of the data signal 12 
will be provided as an output signal 14 on an output terminal 
Q. When the clock signals 132 and 134 are deasserted, the 
latch 13 will store and maintain the value of the data signal 
12 as the output signal 14 until the clock signals 132 and 134 
are again asserted. The period of time in which the clock 
signal 132 and the inverted clock signal 134 change state is 
also known as the clock signal transition. 
FIG. 3 illustrates the timing relationship for the prior art 
logic circuit 10 under normal conditions when no cosmic ray 
has struck the combinational logic block 110. The reference 
numerals are used to identify these waveforms as the cor- 
responding signal lines in FIG. 1. As illustrated, the data 
signal 12 from the combinational logic block 110 changes 
from a logic ‘1’ to a logic ‘0’ at some time well before the 
clock signal 132 and the inverted clock signal 134 are 
deasserted. When the clock signal transition occurs, the data 
signal 12 is in a stable logic ‘0’ state. The binary value or 
state of the data signal 12 is stored in the latch 13 and is 
maintained as the output signal 14 at the output terminal Q 
when the clock signals 132 and 134 are deasserted. The ‘0’ 
state is maintained on the output signal 14 even though the 
data signal 12 changes to a logic ‘1’ state after the clock 
signal 132 and the inverted clock signal 134 have deasserted. 
FIG. 4 shows the timing relationship for the prior art logic 
circuit 10 during a single event upset or SEU. The timing 
diagram of FIG. 4 includes a period of time when a cosmic 
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ray strikes the combinational logic block 110 during the 
clock signal transition. The particle hit results in a transient 
disturbance 20 within the data signal 12’. The transient 
disturbance 20 causes the binary value of the data signal 12’ 
to temporarily and erroneously change state. In the exem- 
plary timing diagram of FIG. 4, the data signal 12’ changes 
from a logic ‘O’, representing the value provided by the 
combinational logic block 110, to a logic ‘ l ’ ,  representing 
the transient disturbance 20 caused by the cosmic particle 
strike. 
The transient disturbance 20 within the data signal 12’ 
propagates to the input terminal D of the latch 13. The latch 
13 behaves as though the transient disturbance 20 is a valid 
input and changes state to a logic ‘1’ resulting in an error 22 
within the output signal 14’. As a result, the output signal 14’ 
including the error 22 does not accurately represent the 
value of the data signal 12’ provided by the combinational 
logic block 110. By the time the transient disturbance 20 has 
passed and the data signal 12’ returns to the correct logic ‘0’ 
state, the clock signals 132 and 134 have deasserted, thereby 
preventing the latch 13 from changing state until the next 
clock signal transition. As a result, an SEU occurs since the 
latch 13 stores and the output signal 14’ maintains the error 
22. Therefore, the example illustrated by FIG. 4 constitutes 
a single event upset. 
In the past, four conventional techniques have been 
employed to provide SEU immunity for combinational 
logic. In the first conventional technique, the capacitance of 
all signal lines can be made very large so that a charge 
deposited by a cosmic ray does not cause a significant 
voltage disturbance. This approach is impractical for all but 
the most trivial integrated circuits because the resulting SEU 
immune combinational logic circuit is physically large, 
making it expensive, and either consumes excessive power 
or is very slow. 
Second, all of the circuits that comprise a combinational 
logic block can be designed with a high current drive 
capability to remove any deposited charge very quickly and 
minimize any resulting voltage disturbance. This technique 
also leads to circuits that are physically large and consume 
excess power, and is impractical for most integrated circuits 
of interest. 
A third conventional technique to reduce errors caused by 
cosmic ray strikes in combinational logic is known as “triple 
modular redundancy.” In this technique, a combinational 
logic block can be replicated three times and a majority 
voting circuit used to ignore the incorrect data produced by 
any one block that is struck by a cosmic particle. Triple 
modular redundancy obviously increases size and power 
consumption of the circuit by at least a factor of three. 
The fourth approach involves the use of special logic 
circuits in the combinational logic block, such as those 
described in U.S. Pat. No. 5,418,473 issued May 23,1995 to 
John Canaris. That patent, entitled SINGLE EVENT UPSET 
IMMUNE LOGIC FAMILY, is incorporated in its entirety 
herein by reference. These special logic circuits are designed 
to recover from cosmic ray strikes without propagating a 
voltage transient. The disadvantage of this technique is that 
the special logic circuits are significantly different from 
those used in conventional integrated circuit design and are 
not compatible with common design tools and techniques. 
Therefore, a need exists for an improved method of 
reducing or eliminating SEU caused by cosmic particle 
strikes in combinational logic. The improved method needs 
to be compatible with standard manufacturing processes and 
commonly used integrated circuit design tools and tech- 
4 
niques. Further, what is needed is a technique for providing 
SEU immunity to combinational logic circuits without a 
large increase in the physical size of the circuit, without 
consuming excessive power and without requiring the age of 
s unique logic circuits in the combinational logic. 
SUMMARY OF THE INVENTION 
The present injunction provides an apparatus for and a 
method of reducing or eliminating single event upsets 
lo caused by cosmic ray strikes in combinational logic. The 
method of the present invention is preferably compatible 
with standard design tools and manufacturing process for 
integrated circuits. In addition, the present invention pref- 
erably eliminates error propagation and single event upsets 
with a minimum increase in the physical size and power 
consumption of the integrated circuit. 
The apparatus and method of the present invention are 
preferably achieved by routing a signal from a combina- 
2o tional logic block through a delay element, a latch and an 
output buffer. In practice, a data signal from the combina- 
tional logic block is electrically coupled to a first latch input. 
The data signal is also routed through the delay element to 
produce a delayed signal. The delay element may either be 
25 inverting or noninverting. The delayed signal is routed to a 
second latch input. The latch used in the apparatus of the 
present invention preferably includes latch outputs and a 
feature that the latch outputs will not change state unless 
both latch inputs are in a correct state. As examples, the 
3o correct state of the latch inputs may be that both inputs are 
in the same logical state or that the two inputs are in opposite 
logical states, depending on the specific implementation of 
the latch. Accordingly, when the present invention includes 
a latch that only changes state when the first and second 
35 latch inputs are in the same logical state, a noninverting 
delay element is preferably used. Similarly, when an invert- 
ing delay element is used the present invention preferably 
includes a latch that only changes state when the first and 
second latch inputs are in opposite logical states. In 
4o operation, the present invention prevents an error from 
propagating through the latch. This is because an SEU will 
not occur unless a transient voltage disturbance caused by a 
cosmic ray strike to the combinational logic, propagates to 
both latch inputs simultaneously. 
When a cosmic particle strikes the combinational logic, a 
transient disturbance with a predetermined length may 
appear in the signal. However, a preferred function of the 
delay element is to provide a time delay greater than the 
length of an expected transient disturbance. By delaying the 
50 signal, the transient disturbance will not reach both latch 
inputs simultaneously. Therefore, the latch outputs will not 
permanently change state in error due to the transient 
disturbance. However, such an event may cause a brief 
disturbance on the latch outputs. As a result, the output 
55 buffer is preferably designed to prevent the brief disturbance 
on the latch outputs from being observed as valid informa- 
tion stored in the latch. Furthermore, the output buffer 
preferably buffers and combines the latch outputs in such a 
way that the correct data is preserved at all times. Preferably, 
60 the output buffer also prevents propagation of a transient 
disturbance caused by a cosmic ray strike to the latch itself. 
The method of the present invention allows the use of 
conventional design practices for creating the combinational 
logic block because the delay element, the latch, and the 
65 output buffer are designed for use with conventional com- 
binational logic. An additional result is that the combina- 
tional logic block in the present invention is no larger and 
45 
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consumes no more power than a conventional combinational 
logic block. In addition, the apparatus of the present inven- 
tion produces SEU immune or resistant combinational logic 
circuits that are smaller and consume less power than 
conventional SEU immune combinational logic circuits. The s 
present invention can be constmcted using commonly avail- 
able design tools and manufacturing processes, Therefore, 
the present invention is suitable for a broad range of appli- 
cations. 
BRIEF DESCRIPTION OF THE DRAWINGS 
It can be observed that the latch 130 is more complex in 
the circuit of the present invention, as illustrated in FIG. 2, 
than in the prior art logic circuit 10, as illustrated in FIG. 1. 
The latch 130 of the present invention includes first and 
second input terminals DPI and DNI, first and second latch 
output terminals QPO and QNO, a clock terminal CK and an 
inverted clock terminal CKN. The first input terminal DPI is 
electrically coupled to the combinational logic block 110 
and receives the data signal 112. The second input terminal 
DNI is electrically coupled to the output terminal DO of the 
delay element 120 and receives the delayed signal 122. 
FIG. 1 illustrates a block diagram of a prior art logic The latch output terminals QPO and QNO Provide latch 
circuit. output signals 136 and 138, respectively. The clock termi- 
FIG, 2 illustrates a block diagram of a preferred embodi- nals CK and CKN receive a clock signal 132 and an inverted 
1s clock signal 134, respectively. Similar to the latch 13 of the ment of a circuit according to the present invention. 
prior art logic circuit 10 illustrated in FIG. 1 and described FIG. 3 illustrates a timing diagram of the prior art logic above, the latch 130 of the present invention is designed to circuit of FIG. 1 without a single event upset. only allow changes in the state of the latch output signals 
FIG. 4 illustrates a timing diagram of the prior art logic 136 and 138 when the clock signals 132 and 134 are 
2o asserted. However, the latch 130 used in the present inven- circuit of FIG. 1 during a single event upset. 
FIG. 5 illustrates a timing diagram of the circuit of the tion is additionally designed to prevent the latch output 
Present invention, as illustrated in FIG. 2, including a signals 136 and 138 from changing state unless the signals 
transient disturbance caused by a cosmic ray strike to the 112 and 122 at the input terminals DPI and DNI are in a 
combinational logic circuit. correct state. Preferably, the latch output signals 136 and 138 
FIG. 6 illustrates a block diagram of an alternate embodi- 2s float when either of the signals 112 and 122 at the latch input 
ment of a circuit according to the present invention which terminals DPI and DNI are in an incorrect state. 
includes an inverting delay element. The correct state is defined by the specific embodiment of 
FIG. 7 illustrates a circuit diagram of a non-inverting the circuit of the present invention. For the purpose of 
embodiment of a delay element of the present invention illustration, the circuit 100 of the present invention is 
using logic gates. 30 described herein relative to the latch 130 of FIG. 2 which 
FIG. 8 illustrates a circuit diagram of an inverting will only change state when signals provided at the input 
embodiment of the delay element of the present invention terminals DPI and DNI have corresponding binary values. In 
using logic gates. other words, the latch 130 will not pass a value through the 
ment of the delay element of the present invention using a 3s 112 and the delayed signal 122 are either both logic ‘1’s or 
non-inverting feedback controlled delay element. both logic ‘0’s. Similarly, the latch 130 is preferably 
designed to maintain the value or logic state of the latch 
a latch used in the present invention. output signals 136 and 138 when the signals 112 and 122 
have opposite logic states. In addition, when the signals 112 
40 and 122 provided at the input terminals DPI and DNI have an output buffer used in the present invention. 
the same logic state and the clock signals 132 and 134 are 
asserted, the latch 130 is preferably designed to pass the 
value of the signals 112 and 122 through the latch 130 to the 
latch output terminals QPO and QNO. FIG. 6 illustrates an 
ing to the preferred embodiment of the present invention. 45 alternate embodiment of the circuit 100’ of the present 
embodiment are labeled, where appropriate, with the same ing and a latch 130’ that will only change the value of the 
reference numbers and letters as the prior art shown in FIGS. output signal 142’ when the input signals 112 and 122’ have 
1, 3 and 4. The apparatus of the present invention is opposite logic states. 
preferably embodied in an integrated circuit. The output buffer 140 includes buffer input terminals QPI 
The circuit 100 reduces or eliminates single event upsets and QNI and an output terminal QO. The buffer input 
caused by cosmic ray strikes and is provided with a corn- terminals QPI and QNI are electrically coupled to the output 
binational logic block 110, a delay element 120, a latch 130, terminals QPO and QNO of the latch 130, and receive the 
and an output buffer 140. The combinational logic block 110 latch output signals 136 and 138, respectively. The output 
processes data to produce a result which is provided as a data ss buffer 140 is preferably designed to combine the latch output 
signal 112. The delay element 120 includes an input terminal signals 136 and 138 and prevent a temporary change in state, 
DI which is electrically coupled to the combinational logic to a tri-state condition, from being included as an error in the 
block 110 and receives the data signal 112. In addition, the output signal 142. In operation, the output buffer 140 
delay element 120 includes an output terminal DO which receives and buffers the latch output signals 136 and 138 and 
provides a delayed signal 122. Preferably, the delay element 60 produces an output signal 142 which is provided at an output 
120 is configured to provide the delayed signal 122 which is terminal QO of the output buffer 140. 
equal to the data signal 112 delayed by a period of delay time FIG. 5 illustrates a timing diagram of the circuit 100 of the 
TD. The delay element may be inverting or noninverting present invention, as illustrated in FIG. 2. At some time well 
depending on the specific embodiment of the invention. before the critical transition of the clock signals 132 and 
Some examples of the various delay element embodiments 65 134, the data signal 112 from the combinational logic block 
of the present invention are discussed below and illustrated 110 falls from a logic ‘ 1’ level to a logic ‘0’ level. Preferably, 
in FIGS. 7-9. the latch 130 should recognize the logic ‘0’ as a valid input 
FIG, 9 illustrates a circuit diagram of a preferred embodi- latch to its output signals 136 and 138 unless the data signal 
FIG, 10 illustrates a circuit diagram of an embodiment of 
FIG, 11 illustrates a circuit diagram of an embodiment of 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENT 
FIG. 2 illustrates a block diagram of a circuit 100 accord- 
Corresponding elements and signals in the preferred invention which includes a delay element 120’ that is invert- 
50 
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state and subsequently store this value. The data signal 112, 
including the fall from the logic '1' level to the logic '0' 
level, propagates through the delay element 120 and appears 
on the delayed signal 122 after a delay time TD. At this time, 
since both the latch input terminals DPI and DNI inputs are 
at a logic '0' level, and the clock signals 132 and 134 are 
asserted, the latch recognizes the '0' as a valid input and the 
output signal 142 changes to a logic '0'. 
FIG. 5 also shows the timing for an exemplary cosmic ray 
strike in the combinational logic block 110 that causes the 
transient voltage disturbance 200 in the data signal 112 
during the critical transition of the clock signals 132 and 
134. The transient disturbance 200 will appear immediately 
at the first input terminal DPI of the latch 130. The transient 
disturbance 200 will also pass through the delay element 120 
and appear in the delayed signal 122 at the second data input 
terminal DNI as a delayed transient disturbance 200' after 
the delay time TD. The delay element 120 is preferably 
designed such that the delay time TD caused by the delay 
element 120 is longer than a maximum duration TW of the 
transient disturbance 200 that will be generated in the data 
signal 112 as a result of a cosmic particle strike in the 
combinational logic block 110. 
The transient disturbance 200 will appear in the data 
signal 112 at the first input terminal DPI during the critical 
transition of the clock signals 132 and 134. However, the 
delay element prevents the delayed transient disturbance 
200' from appearing at the second data input terminal DNI 
until after the critical transition of the clock signals 132 and 
134. However, during the time when the clock signals 132 
and 134 are asserted, the first and second input terminals 
DPI and DNI of the latch 130 do not have the same logic 
state. Therefore, the latch 130 will not change state and the 
circuit 100 correctly maintains the logic '0' state of the 
output signal 142. Furthermore, the transient disturbance 
200 will no longer exist in the data signal 112 at the first 
input terminal DPI by the time the delayed transient distur- 
bance 200' has propagated through the delay element 120 
and appears in the delayed signal 122 at the second data 
input terminal DNI. 
As a result, the latch 130 will not store an error due to the 
delayed transient disturbance 200'. In addition, by the time 
the delayed transient disturbance 200' reaches the second 
data input terminal DNI, the critical transition of the clock 
signals 132 and 134 will have passed, further preventing the 
output signal 142 from changing state. By delaying the data 
signal 112, preventing the transient disturbance 200 and the 
delayed transient disturbance 200' from appearing at the 
latch input terminals DPI and DNI at the same time and 
using the latch 130 that will not change state unless both 
input terminals DPI and DNI have the same state, the circuit 
100 of the present invention provides SEU immunity to the 
combinational logic block 110. 
A circuit diagram of a specific embodiment of the delay 
element 120 of the present invention is illustrated in FIG. 7. 
The delay element 120, as illustrated, is preferably nonin- 
verting and includes the input terminal DI and the output 
terminal DO. The input terminal DI receives the data signal 
112. Also included in the delay element 120 are inverters 
11-16 which are connected together in a series configuration 
where each inverter has an input terminal, an output terminal 
and a delay value. The delay value of each inverter 11-16 
represents the amount of time a signal is delayed when 
passed through each inverter 11-16 individually. The input 
terminal of each inverter 12-16 is electrically coupled to the 
output terminal of the previous inverter 11-15, 
The delay time TD of the delay element 120 is equal to the 
sum of the delay values of each inverter 11-16, The delay 
8 
time TD through the delay element 120 may be increased by 
increasing the number of inverters or designing each inverter 
such that it has a greater delay value. Similarly, the delay 
time TD through the delay element 120 may be decreased by 
5 decreasing the number of inverters or designing each 
inverter such that it has a lesser delay value. In order for the 
delay element 120 to maintain a noninverting function, an 
even number of inverters are preferably used. 
In operation, the input terminal DI of the delay element 
120 is electrically coupled to the conventional logic block 
110, as illustrated in FIG. 2, and receives the data signal 112. 
The delay element 120 delays the data signal 112 by the 
delay time TD to produce the delayed signal 122 which is 
provided as an output at the output terminal DO of the delays 
15 element 120. Furthermore, when used in the circuit of the 
present invention, as illustrated in FIG. 2, the output termi- 
nal DO of the delay element 120 is electrically connected to 
the second input terminal DNI of the latch 130. 
Similarly, FIG. 8 illustrates an inverting embodiment of 
2o the delay element 120' using logic gates. To provide an 
inverting function to the delay element 120', where the 
delayed signal 122' equals a time delayed complement of the 
data signal 112, an odd number of inverters are preferably 
used. The inverting delay element 120' includes inverters 
25 11-15 connected to each other in a series configuration. 
Again, the time delay TD' through the delay element 120' is 
equal to the sum of the delay value for each inverter 11-15, 
In operation, the input terminal DI of the delay element 120' 
is electrically coupled to the conventional logic block 110, 
30 as illustrated in FIG. 6, and receives the data signal 112. The 
delay element 120' delays and inverts the data signal 112 by 
the delay time TD' to produce the delayed signal 122' which 
is provided as an output at the output terminal DO of the 
delay element 120'. Furthermore, when used in the circuit of 
35 the present invention, as illustrated in FIG. 6, the output 
terminal DO of the delay element 120' is electrically con- 
nected to the second input terminal DNI of the latch 130'. 
A circuit diagram for a preferred embodiment of the delay 
element 120" is illustrated in FIG. 9. The alternate delay 
40 element 120" is non-inverting and designed to use feedback 
to control the delay time TD" applied to the data signal 112 
from the combinational logic block 110 to produce the 
delayed signal 122". A CMOS process with N-type wells on 
a P-type substrate is employed in the alternate delay element 
45 120" for the purposes of illustration. However, essentially 
equivalent embodiments can be created using P-well or 
twin-well processes without departing from the spirit and 
scope of the present invention. Similar to the delay element 
illustrated in FIG. 7, the alternate delay element 120" 
50 includes the input terminal DI and the output terminal DO. 
When the alternate delay element 120" is incorporated into 
a circuit 100 of the present invention, as illustrated in FIG. 
2, the input terminal DI is electrically connected to the 
combinational logic block 110 and receives the data signal 
5s 112. Furthermore, the output terminal DO is electrically 
connected to the second input terminal DNI of the latch 130. 
As illustrated in FIG. 9, the alternate delay element 120" 
includes four NMOS or N-channel transistors and four 
PMOS or P-channel transistors. An NMOS transistor N10 
60 and a PMOS transistor P10 are coupled to the input terminal 
DI and receive the data signal 112 at the gates of the 
transistors P10 and N10. The drain of the transistor P10 and 
the drain of the transistor N10 are coupled together and to a 
node N100. The transistors P10 and N10 form an inverter 
65 that drives the node NlOO with an inverted or complement 
value of the data signal 112. The source of an N-channel 
transistor N20 is coupled to the source of the transistor P10. 
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The gate and the drain of the transistor N20 are coupled to 
a positive supply voltage VDD. The body terminals of the 
transistors N10 and N20 are coupled to a ground supply 
voltage Vss. The source of the transistor N10 is coupled to 
the source of a P-channel transistor P20. The gate and the 
drain of the transistor P20 are coupled together and to the 
ground supply voltage Vss. 
The gates of a P-channel transistor P40 and an N-channel 
transistor N40 are coupled to the node N100. The drain of 
the transistor P40 and the drain of the transistor N40 are 
coupled to the output terminal DO and provide the delayed 
signal 122". The drain of a P-channel transistor P30 is 
coupled to the node N100. The body terminals and the 
source terminals of each of the transistors P30 and P40 are 
coupled together and to the positive supply voltage VDD. 
The drain of a N-channel transistor N30 is coupled to the 
node N100. The body terminal and the source terminal of 
each of the transistors N30 and N40 are coupled together and 
to the ground supply voltage Vss. 
For each of the transistors P10 and P20, the body terminal 
and the source terminal are coupled together. As a result of 
their source terminals being coupled to their body terminals, 
each of the transistors P10 and P20 has no increased 
threshold voltage even though their source terminals are 
supplied by voltages that are lower than the positive supply 
voltage VDD. More specifically, each of the transistors P10 
and P20 preferably has no body effect and, therefore, no 
increase in threshold voltage. The transistor N20 serves to 
lower an effective value of the positive supply voltage for 
the inverter formed by the transistors P10 and N10 by the 
threshold voltage of the transistor N20. Similarly, the tran- 
sistor P20 serves to raise an effective value of the ground 
supply voltage for the inverter formed by the transistors P10 
and N10 by the threshold voltage of the transistor P20. Thus, 
the inverter formed by the transistors P10 and N10 is 
supplied by a voltage equal to the effective value of the 
positive supply voltage less the effective value of the ground 
supply voltage. As a result of this significantly reduced 
supply voltage, the inverter formed by the transistors P10 
and N10 is weak and requires an increased amount of time 
to produce the complement of the data signal 112 at the node 
N100. 
In addition, the transistors P40 and N40 form an inverter 
that acts as an output buffer. The gates of the transistors N30 
and P30 are coupled to the output buffer formed by the 
transistors P40 and N40 and are driven by the delayed signal 
122". As a result, the transistors P30 and N30 supply 
feedback to the node NlOO to increase a delay time of the 
alternate delay element 120". 
For example, consider the case when the data signal 112 
at the input terminal DI of the alternate delay element 120" 
is at a logic '0' and has been for a relatively long period of 
time. The transistors P10, P20, P30, N20, and N40 are on or 
enabled. The transistors P40, N10 and N30 are off or 
disabled. The inverter formed by the transistors P10 and N10 
will drive the node NlOO to a logic ' 1' and the output buffer 
formed by the transistors P40 and N40 will drive the output 
terminal DO to a logic '0'. Specifically, when the output 
terminal DO is in a logic '0' state, the transistor P30 is 
enabled and supplies positive feedback current to the node 
N100. The feedback current will reinforce the logic '1' 
driven by the inverter formed by the transistors P10 and N10 
and bring the node NlOO completely high to the positive 
supply voltage VDD. 
If the data signal 112 at the input terminal DI should now 
change to a logic 'l', then the inverter formed by the 
10 
transistors P10 and N10 will attempt to discharge the node 
N100. However, until the node NlOO falls below a switching 
threshold of the output buffer formed by the transistors P40 
and N40, the delayed signal 122" at the output terminal DO 
5 will remain at a logic '0'. In addition, the transistor P30 will 
continue to supply a positive current to hold the node NlOO 
at a logic '1'. 
The delay time of the alternate delay element 120" is 
controlled by the time necessary for the node NlOO to fall 
below the switching threshold of the transistors P40 and 
N40. Therefore, the difference between a discharge current 
flowing through the transistors N10 and P20 and a charging 
current flowing through the transistor P30 determines the 
delay time of the alternate delay element 120". The relative 
15 sizes of the transistors P20, N10, and P30 are preferably 
designed and selected such that the difference in these 
currents is small although the discharge current is slightly 
greater than the charging current, and the resulting time 
required to discharge the node N100, and the delay time of 
Once the node NlOO has been discharged below the 
switching threshold of the output buffer formed by the 
transistors P40 and N40, the delayed signal 122" at the 
output terminal DO will switch from a logic '0' to a logic 
25 '1'. At this time the transistor P30 will be disabled and the 
transistor N30 will be enabled, greatly increasing the net 
current that is discharging the node NlOO and bringing the 
voltage on this node completely to ground or a logic '0' 
state. A similar series of events takes place if the data signal 
30 112 at the input terminal DI is initially in the logic '1' state 
and then changes to a logic '0'. 
After examining FIG. 9 and reviewing the above descrip- 
tion of the structure of the alternate embodiment of the delay 
element 120" of the present invention, one of ordinary skill 
35 in the art will find it obvious to employ a feedback controlled 
inverting delay element in the circuit 100' (FIG. 6) of the 
present invention. The structure and operation of the feed- 
back controlled inverting delay element are similar to the 
operation and structure of the feedback controlled delay 
40 element 120" shown in FIG. 9 and described above. 
Specifically, feedback is used to control a delay time. In the 
case of the feedback controlled inverting delay element, 
however, the delay time is applied to the complement value 
of the data signal 112 from the combinational logic block 
45 110 similar to the operation of the inverting delay element 
120' of FIG. 8. As a result, the feedback controlled delay 
element produces an output signal that is both inverted and 
delayed. In addition, the feedback controlled inverting delay 
element is electrically connected to the circuit 100' shown in 
50 FIG. 6 in a manner similar to the electrical connection 
discussed above for the delay element 120' shown in FIG. 8. 
FIG. 10  shows a schematic diagram for an embodiment of 
a latch circuit used in the present invention. The latch 130 
implementation preferably requires that both latch input 
ss terminals DPI and DNI be in the same state when the clock 
terminals CK and CKN are asserted in order for the latch 
130 to assume a new internal state. The latch 130 includes 
seven N-channel devices and seven P-channel devices. A 
P-channel transistor P1 is configured as an input pass 
60 transistor for coupling the data signal 112 to the latch 130 
under the control of the inverted clock signal 134. The 
transistor P1 is preferably a bi-directional switch including 
a first terminal A and a second terminal B and a gate. More 
preferably, the transistor P1 is configured such that the first 
65 terminal A of the transistor P1 is either a source or a drain, 
depending on a value of the data signal 112. When the first 
terminal A of the transistor P1 is the source, the second 
2o the alternate delay element 120", will be quite long. 
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terminal B of the transistor P1 is the drain. Likewise, when output buffer 140 are connected together as described above 
the first terminal A of the transistor P1 is the drain, the and shown in FIG. 2. The output buffer 140 includes a 
second terminal B is the source. P-channel device and an N-channel device. The gate of a 
ne first terminal A of the p-channel transistor p 1  is P-channel transistor P8 is coupled to the first buffer input 
coupled to the first latch input terminal DPI to receive the 5 terminal QPI and receives the first latch output signal 136. 
data signal 112, The gate of the P-channel transistor p1 is The source of the transistor P8 is coupled to the positive 
to the output terminal QO and to the drain of an N-channel 
of a P-channel transistor P2, the gate of a P-channel tran- 10 is coupled to the second buffer input terminal QNI and 
sistor P3, to the source of a P-channel transistor P4, and to receives the second latch output signal 138, control the gates of an N-channel transistor N4 and a Preferably, the input pass transistor P1 is stronger than the P-channel transistor P7. other transistors P2, P4 and N6 driving the internal node PP. 
first latch output terminal QPO. The drain of the transistor ger than the other transistors N2, N4 and p6 driving the 
the source of a P-channel transistor P5 and to control the be forced on to the internal node pp and the delayed signal 
sistor P6. The sources of the transistors P2 and P3 are signals 132 and 134 are asserted, The embodiment of the 
coupled to the inverted clock terminal CQJ and receives the vDD. The drain Of the transistor p8 is coup1ed 
‘INerted ‘lock 134’ The second Of the transistor N8, The of the transistor N8 is coupled to 
transistor p1 is coup1ed to an the ground supply voltage Vss, The gate of the transistor N8 node pp, to the drain 
The drain Of the transistor p3 is coup1ed to the 15 In addition, the input pass transistor N1 is preferably stron- 
p3 is coup1ed to the gate Of the transistor p2, to internal node NN, The result is that the data signal 112 will 
gates Of an N-channel transistor N5 and a tran- 122 will be forced onto the internal node NN when the clock 
v ~ ~ .  The transistors 2o present invention which includes the latch 130 illustrated in 
FIG, 10, is preferably designed such that the transistor p3 is 
coup1ed to the positive 
p2 and p3 are cross-coupled for storing the first latch Output 
stronger than the transistors P5 and N7, and the transistor N3 signal 136 at the first latch output terminal QPO. 
The drain of the transistor N4 is coupled to the drain of the is stronger than the transistors N5 and p7, when 
transistor P6. The source of the transistor P6 is coupled to the transistors p3, p5 and N7 are all enabled at the Same 
the Positive SUPPlY voltage VDD. The drain of the transistor 25 time, the first latch output signal 136 will be high enough to 
N5 is coupled to the drain of the transistor P7. The source of disable the transistor p8 in the output buffer 140, similarly, 
the transistor p7 is coupled to the Positive SUPPlY voltage when the transistors N3, N5 and P7 are all enabled at the 
VDD. The drain of the transistor p4 is coupled to the drain same time, the second latch output signal will be low enough 
of a transistor N6. The source of the transistor N6 is coupled 3o to disable the transistor ~8 in the output buffer 140, 
P5 is coupled to the drain of a transistor N7. The source of 10 and the output buffer 140 of FIG, 11, consider the 
vss. time well before the clock signal transition. Assume that 
An N-channel transistor N1 is configured as an input Pass 35 both the data signal 112 at the first latch input terminal DPI 
transistor for CouPling the delayed signal 122 to the latch and the delayed signal 122 at the second latch input terminal 
130 under the control of the clock signal 132. Similar to the DNI are at a logic ‘0’ state, for and the clock signal 
input pass transistor P1, the transistor N1 is also preferably 132 at the clock terminal CK is asserted to a ‘1’ and the 
a bi-directional switch including a first terminal c and a inverted clock signal 134 at the inverted clock terminal CQJ 
second terminal D and a gate. More Preferably, the transistor 40 is asserted to a ‘0’. In this steady state before the transient 
N1 is configured such that the first terminal c of the disturbance 200 arrives at the first input terminal DPI of the 
transistor N1 is either a Source Or a drain, depending on a latch 130, the transistors P1, P3, P4, P7, N1, N2, N5 and N6 
value ofthe delayed signal 122. When the first terminal c of are on or enabled. Also, the transistors P2, P5, P6, N3, N4, 
the transistor N1 is the source, the second terminal D of the and ~7 are off or disabled, Both latch output signals 136 and 
transistor N1 is the drain. Likewise, when the first terminal 45 138 at the latch output terminals QPO and QNO and the 
C of the transistor N1 is the drain, the second terminal D is buffer input terminals QPI and QNI, respectively, are at a 
the source. logic ‘1’. Accordingly in the output buffer 140, the transistor 
The first terminal C of the pass transistor N1 is coupled to N8 is enabled and the transistor P8 is disabled. As a result, 
the second latch input terminal DNI to receive the delayed the output signal 142 at the output terminal QO is a logic ‘0’. 
signal 122 and the gate of the Pass transistor N1 is coupled 50 More specifically, both input pass transistors P1 and N1 
to the clock terminal CK to receive the clock signal 132. The are enabled, so the internal nodes p p  and NN are also at a 
second terminal D of the pass transistor N1 is coupled to an logic ‘0’. The logic ‘0’ at the internal node p p  enables the 
internal node NN, to the drain of an N-channel transistor N2, transistor p3 to bring the first latch output signal 136 at the 
the source of the N-channel transistor N4 and to control the first latch output terminal QPO to a logic ‘1’. The logic ‘0’ 
gates of an N-channel transistor N3, the N-channel transistor 55 on the internal node p p  and the logic ‘ 1’ on the first latch 
N7 and the P-channel transistor P4. The drain of the tran- output terminal QpO enables the transistors p7 and N5 to 
sistor N3 is coupled to the second latch output terminal bring the second latch output terminal QNO to a logic ‘1’. 
QNO. Since the first latch output signal 136 at the first latch output 
The drain of the transistor N3 is also coupled to the gate terminal QPO is a logic ‘l’, the transistor P8 in the output 
of the transistor N2, to the source of the transistor N5 and to 60 buffer 140 is disabled. The transistor N8 in the output buffer 
control the gates of the transistor N6 and the transistor P5. 140 is enabled because the second latch output signal 138 is 
The sources of the transistors N2 and N3 are coupled to the a logic ‘l’, thus forcing the output signal 142 on the output 
ground supply voltage Vss. The transistors N2 and N3 are terminal QO to a logic ‘0’. This is the stable state of the latch 
cross-coupled for storing the second latch output signal 138 130 when it is storing a logic ‘0’. 
at the second latch output terminal QNO. Considering the case when the latch 130 is in this stable 
FIG. 11 shows a schematic diagram for a specific imple- state and a cosmic particle strikes the combinational logic 
mentation on the output buffer 140. The latch 130 and the block 110 that creates the data signal 112 while the clock 
a 
to the ground vSS. The drain Of the transistor As an example of the operation of the latch 130 of FIG, 
the transistor N7 is coup1ed to the ground where the data signal 112 is at a steady state for a period of 
65 
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signals 132 and 134 are still asserted. During the cosmic latch output terminal QPO to a logic ‘0’. When the logic ‘0’ 
particle strike the transient disturbance 200 is produced in state of the second latch output signal 138 from the second 
the data signal 112 at the first latch input terminal DPI. The latch output terminal QNO reaches the second input terminal 
data signal 112 temporarily changes state from a logic ‘0’ to QNI of the output buffer 140, the transistor N8 will be 
a logic ‘1’. The internal node PP will also change to a logic 5 disabled. If the transistor P8 of the output buffer 140 remains 
‘1’ and the transistor P3 will be disabled. However, the first disabled then the output signal 142 at the output terminal QO 
latch output terminal QPO will preferably remain at a logic will maintain the correct logic ‘0’ state due to the parasitic 
‘1’ state due to parasitic capacitances of the transistors P3 capacitance associated with the output terminal QO. Since 
and P5 coupled to the first latch output terminal QPO. the latch 130 and the output buffer 140 are preferably 
the transistors P7. The second latch output terminal QNO transistors p5 and N7, the first latch output signal 136 is 
will preferably remain at a logic ‘1’ due to parasitic capaci- sufficiently high to disable the transistor P8 of the output 
tances of the transistors N3 and N5 coupled to the second buffer 140 when the transistors P3, P5 and N7 are simulta- 
enabled and the transistor p6 remains disabled, so the state 15 Output 
of the internal node NN remains unchanged, With the Similar to the transient disturbance 200 in the data signal 
internal node NN at a logic ‘o, and the second latch output 112, if the delayed transient disturbance 200’ ends and the 
terminal QNO at a logic ‘ 1,, the transistors p4 and N6 are delayed signal 122 returns to the correct logic ‘0’ state while the clock signals 132 and 134 are still asserted, then the latch enabled and attempt to restore the correct logic ‘0’ state to 130 will return to the stable, correct logic ‘o, state, If the 
transistor P1 is preferably designed to be stronger than the cKN are deasserted while the delayed signal 122 at the 
transistors P4 and N6. Therefore, the transistors P4 and N6 second latch input terminal DNI is still in the incorrect logic 
will not be able to pull the internal node PP to the correct ‘1’ state, then the latch 130 is left in a metastable internal 
logic state while the transistor P1 is enabled. state, with the first latch output signal 136 on the first latch 
If the clock signals 132 and 134 at the clock terminals CK 2~ output terminal QPO maintaining a logic ‘ 1’ and the second 
and CKN happen to be deasserted while the data signal 112 latch output signal 138 on the second latch output terminal 
at the first latch input terminal DPI is still in the erroneous QNO maintaining a logic ‘0’. The apparatus of the present 
logic ‘1’ state, then the transistor p1 will be disabled and the invention is preferably designed such that the latch 130 and 
transistors p4 and N6 will restore the correct logic ‘0’ state the output buffer 140 can remain in this state for a relatively 
to the internal node PP. With the internal node PP at a logic 30 long period of time without the output signal 142 at the 
‘O’, the transistor P3 is enabled and holds the first latch output terminal QO assuming an incorrect logic state. The 
output signal 136 at the first latch output terminal QPO in the metastable internal state will be eliminated when the clock 
stable logic ‘1’ state. signals 132 and 134 are next asserted. Therefore, the circuit 
If the clock signals 132 and 134 are still asserted after a 100 of the Present invention has also shown immunity to 
period of tirne greater than the maximum duration TW of the 35 SEU from the delayed transient disturbance 200’ in the 
transient disturbance 200 then the data signal 112 at the first delayed signal 122. 
latch input terminal DPI will return to the correct logic ‘0’ The upper and lower halves of the latch 130 and the 
state. As a result, the internal nodes PP and NN will return output buffer 140 are symmetrical. Therefore, the same 
to the stable logic ‘0’ state and the latch output signals 136 analysis applies to the case where the data signal 112 from 
Similarly, the logic ‘1’ on the internal node pp will disable designed such that the transistor P3 is stronger than the 
latch output terminal QNO, The transistor N2 remains neously As a the Output 142 at the 
Q0 maintain the correct logic ‘O’. 
the node pp. However, as indicated above, the 20 clock signals 132 and 134 at the clock terminals CK and 
and 138 will return to the stable logic ‘1’ state. Since the 40 the combinational logic block is initially at a stable logic ‘1’ 
latch output terminals QPO and QNO remain at a logic ‘1’ state. The present invention provides SEU immunity to the 
state for the duration of this event, the output signal 142 at circuit 100 when a cosmic particle strike causes the data 
the output terminal QO remains at the correct logic ‘0’ state. signal 112 to change to a logic ‘0’ state. In each case, the 
Therefore, the circuit 100 of the present invention has shown delay element 120, the latch 130 and the output buffer 140 
immunity to SEU from the transient disturbance 200 in the 45 of the circuit 100 of the present invention prevent a cosmic 
data signal 112. particle strike in the combinational logic block 110 from 
Furthermore, after the transient disturbance 200, the data causing an error to appear in the output signal 142 at the 
signal 112 will preferably return to the stable logic ‘0’ state output terminal Qo. 
before the delayed transient disturbance 200’ appears in the The present invention has been described in terms of 
delayed signal 122 at the second latch input terminal DNI. 50 specific embodiments incorporating details to facilitate the 
After the delay time TD, the data signal 112 at the first latch understanding of the principles of construction and opera- 
data input terminal will be a logic ‘0’ and the delayed signal tion of the invention. Such reference herein to specific 
122 at the second latch input terminal DNI will temporarily embodiments and details thereof is not intended to limit the 
134 are still asserted, the internal node NN will also change 5s those skilled in the art that modifications may be made in the 
to a logic ‘l’, causing the transistor N3 to be enabled. As preferred embodiment chosen for illustration without 
previously indicated, the transistor N3 is preferably stronger departing from the spirit and scope of the invention. 
than the transistors N5 and P7, and the transistor P3 is Specifically, it will be apparent to one of ordinary skill in 
preferably stronger than the transistors P5 and N7. the art that the present invention, an apparatus for eliminat- 
Therefore, when the transistor N3 is enabled, the second 60 ing single event upsets in combinational logic, could be 
latch output terminal QNO will be brought to a logic ‘O’, implemented in several different ways. For example, the 
regardless of the state of the internal node PP and the first preferred embodiment of FIG. 2 illustrates the circuit of the 
latch output terminal QPO. With the internal node NN at a present invention including a combinational logic block 110. 
logic ‘1’ and the second latch output terminal QNO at a logic One of ordinary skill in the art will find it apparent to use the 
‘O’, the transistors P4 and N6 are disabled but the internal 65 circuit of the present invention without an internal combi- 
node PP will remain at the logic ‘0’ state. The transistors P5 national logic block by attaching the apparatus of the present 
and N7 are now enabled and will attempt to bring the first invention to an external combinational logic block. 
rises to a logic ‘1’ state. Assuming the clock signals 132 and scope of the claims appended hereto. It will be apparent to 
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Similarly, the preferred embodiment of the present inven- 
tion is an integrated circuit. However, the circuit of the 
present invention could be constructed using discrete com- 
ponents without departing from the spirit of the invention. In 
addition, the method of the present invention includes a step 
of delaying the data signal 112 to produce the delayed signal 
122. Delay elements 120 and 120', using logic gates, and 
alternate delay elements 120", using feedback control, have 
been described for the purpose of illustration. One of ordi- 
nary skill in the art will find it apparent to delay the data 
signal in a number of different ways. 
What is claimed is: 
1. A method of eliminating single event upsets in a 
a. delaying a combinational logic block signal thereby 
providing a delayed signal; 
b. comparing the combinational logic block signal and the 
delayed signal to determine if a predetermined condi- 
tion is met; 
c. providing as an output signal a selective one of the 
combinational logic block signal and the delayed signal 
during a period when the predetermined condition is 
met; and 
d. preventing the output signal from changing during all 
periods except the period when the predetermined 
condition is met. 
2. The method as claimed in claim 1 wherein the prede- 
termined condition is met when the combinational logic 
block signal and the delayed signal have corresponding 
binary states. 
3. The method as claimed in claim 1 wherein the step of 
delaying the combinational logic block signal further com- 
prises the step of inverting the combinational logic block 
signal, and wherein the predetermined condition is met 
when the combinational logic block signal and the delayed 
signal have complementary binary states. 
4. The method as claimed in claim 1 wherein the step of 
delaying the combinational logic block signal further com- 
prises the step of preventing a transient disturbance from 
appearing in the combinational logic block signal and the 
delayed signal simultaneously. 
5. The method as claimed in claim 1 wherein the step of 
preventing the output signal from changing comprises the 
step of buffering the output signal. 
6. An apparatus for reducing or eliminating single event 
upsets that result from transient disturbances caused by 
cosmic particle strikes to a combinational logic block, the 
apparatus comprising: 
a. a node configured for receiving a combinational logic 
block signal from the combinational logic block; 
b. a delay element configured for receiving the combina- 
tional logic block signal and providing a delayed 
signal, wherein the delay element includes a delay 
input terminal electrically coupled to the node and a 
delay output terminal and wherein the delayed signal 
includes the combinational logic block signal and a 
time delay; 
c. a latch having a first latch input terminal electrically 
coupled to the node and configured for receiving the 
combinational logic block signal, a second latch input 
terminal electrically coupled to the delay output termi- 
nal and configured for receiving the delayed signal, and 
at least one latch output terminal configured for pro- 
viding a latch signal, wherein the latch is configured for 
selectively providing one of the combinational logic 
block signal and the delayed signal as the latch signal 
combinational logic block comprising the steps of  
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when the combinational logic signal and the delayed 
signal meet a predetermined condition; and 
d. a buffer having a plurality of buffer input terminals 
wherein at least one of the buffer input terminals is 
electrically coupled to the latch output terminal and 
configured for receiving the latch signal, and at least 
one buffer output terminal configured for providing an 
output signal wherein the buffer is configured for 
providing the latch signal as the output signal when the 
predetermined condition is met and for maintaining the 
output signal unchanged when the predetermined con- 
dition is not met. 
7. The apparatus as claimed in claim 6 wherein the delay 
element comprises a plurality of logic gates electrically 
coupled together in a series configuration to provide the time 
delay of a predetermined length. 
8. The apparatus as claimed in claim 7 wherein the 
predetermined length of the time delay is greater than a 
maximum length of the transient disturbance resulting from 
the cosmic particle strikes to the combinational logic block. 
9. The apparatus as claimed in claim 6 wherein the delay 
element includes a feedback controlled logic circuit config- 
ured for providing the delayed signal using feedback from 
the delayed signal to an internal node to provide the time 
delay of a predetermined length. 
10. The apparatus as claimed in claim 9 wherein the 
feedback controlled logic circuit is further configured for 
using a reduced effective supply voltage to provide the time 
delay. 
11. The apparatus, as claimed in claim 10 wherein the 
predetermined length of the time delay is greater than a 
maximum length of the transient disturbance resulting from 
cosmic particle strikes to the combinational logic block. 
12. The apparatus, as claimed in claim 6 wherein the delay 
element is configured for using a reduced effective supply 
voltage to provide the time delay of a predetermined length. 
13. The apparatus as claimed in claim 6 wherein the 
predetermined condition is met when the combinational 
logic block signal and the delayed signal have corresponding 
binary states. 
14. The apparatus as claimed in claim 6 wherein the delay 
element is further configured for inverting the combinational 
logic block signal and wherein the predetermined condition 
is met when the combinational logic signal and the delayed 
signal have complementary binary states. 
15. A device for preventing a single event upset occur- 
rence from affecting an output signal of the device compris- 
ing: 
a. a combinational logic block configured for processing 
data thereby forming a result; 
b. a delay element electrically coupled to the combina- 
tional logic block and configured for time delaying the 
result to produce a delayed result; 
c. a latch electrically coupled to the combinational logic 
block and the delay element and configured for com- 
paring the result and the delayed result and providing a 
selective one of the result and the delayed result as the 
output signal when the result and the delayed result 
meet a predetermined condition; and 
d. a buffer element electrically coupled to the latch and 
configured for buffering the output signal and prevent- 
ing the output signal from changing when then the 
predetermined condition is not met. 
16. The device, as claimed in claim 15 wherein the 
predetermined condition is met when the result and the 
delayed result have corresponding binary states. 
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17. The device as claimed in claim 15 wherein the 
predetermined condition is met when the result and the 
delayed result have complementary binary states and the 
delay element further comprises an inverter. 
18. The device as claimed in claim 15 wherein the delay 5 
element comprises a plurality of logic gates electrically 
coupled together in a series configuration to provide a time 
delay of a predetermined length. 
19. The device as claimed in claim 18 wherein the 
maximum length of a transient disturbance resulting from 
cosmic particle strikes to the combinational logic block. 
20. The device as claimed in claim 15 wherein the delay 
element comprises a feedback controlled logic circuit con- 
figured for providing the delayed result using feedback from 15 
the delayed result to an internal node to provide a time delay 
of a predetermined length. 
21. The device as claimed in claim 20 wherein the 
feedback controlled logic circuit is further configured for 
providing the delayed result using a reduced effective supply 20 delay element further comprises an inverter, 
voltage to provide the time delay. 
in 
d. a latch electrically coupled to the combinational logic 
block and the delay element and configured for com- 
paring the result and the delayed result and providing a 
selective one of the result and the delayed result as an 
output signal when the 
meet a predetermined condition and maintaining the 
output signal when the result and the delayed result do 
not meet the predetermined condition; 
configured for buffering the output signal to maintain 
the output signal when the predetermined condition is 
not met and preventing a transient disturbance from 
appearing in the output signal; and 
f. an output pin electrically coupled to the buffer element 
and configured for providing the output signal. 
26. The integrated circuit as claimed in claim 25 wherein 
the predetermined condition is met when the result and the 
delayed have comp~ementary binary states and the 
27. The integrated circuit as claimed in claim 25 wherein 
the predetermined condition is met when the result and the 
28. The integrated circuit as claimed in claim 25 wherein 
the delay element comprises a plurality of logic gates 
provide a time 
and the delayed 
predetermined length of the tirne delay is greater than a 10 e. a buffer coup1ed to the latch and 
22. The device as 21 wherein the 
maximum length of a transient disturbance resulting from 
cosmic particle strikes to the combinational logic block. 
23. The device as claimed in claim 15 wherein the delay 
a reduced effective supply voltage to provide a time delay of 
a predetermined length. 
predetermined length of the time delay is greater than a 
maximum length of a transient disturbance resulting from 
cosmic particle strikes to the combinational logic block. 
logic integrated circuit having 
improved immunity to a single event upset, the integrated 35 logic circuit configured for propagating the 
circuit comprising: 
predetermined length Of the time is greater than a delayed result have corresponding binary states, 
zs 
element is configured for providing the delayed result using coup1ed together in a series configuration to 
Of a predetermined length. 
29. The integrated circuit as claimed in claim 28 wherein 
24, The device as claimed in claim 23 wherein the 3o the predetermined length of the time delay is greater than a 
maximum length of a transient disturbance resulting from 
cosmic particle strikes to the combinational logic block. 
30. The integrated circuit as claimed in claim 25 wherein 
the delay element comprises a feedback controlled delay 
using feedback from the delayed signal to an internal node 
and a reduced effective supply voltage to provide a time 
delay of a predetermined length, 
31, ne integrated circuit as claimed in claim 30 wherein 
input Pin and configured for Processing the input signal 4o the predetermined length of the time delay is greater than a 
to provide a result; maximum length of a transient disturbance resulting from 
c. a delay element electrically coupled to the combina- cosmic particle strikes to the combinational logic block. 
tional logic block and configured for time delaying the 
25, A 
a. an input pin configured for receiving an input signal; 
b. a combinational logic block electrically coupled to the 
result to produce a delayed result; * * * * *  
